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Abstract— This paper presents a high throughput VLSI 
architecture for Blackman windowing. Since most of the 
implementation of windowing functions for real time 
applications, are based on either ROM or DSP processor. 
Here the proposed architecture is designed using major 
blocks like CORDIC(CO-ordinate Rotation DIgital 
Computer) and Han-Carlson adder. This architecture is 
flexible in terms of window length. So that a single chip can 
be used for those applications, where variable length is 
required. The synthesized result of 16-bit word size 
architecture with commercially available 0.18µm CMOS 
technology using Synopsys Design Analyzer, shows that the 
throughput of this architecture is 400Msamples/s with core 
area of 21mm
2 .  
 
Index Terms — Blackman windowing, CORDIC, VLSI 
Architecture 
 
 
I.  INTRODUCTION 
 
    In  many  digital  signal  processing  applications,  fast 
Fourier transform(FFT) is widely used for real time 
spectral analysis and filtering. For spectral analysis 
applications, well-liked windowing functions such as 
Hamming, Hanning and Blackman windowing methods 
have been used for preprocessing input signals before 
FFT to minimize the spectral leakage and picket fence 
effect [1]. In this paradigm, various algorithms and 
architectures for FFT [2-6] have been proposed for high 
speed implementations [3-4] with variable transform 
length [5]. So it requires a windowing computation with 
high throughput to meet the speed of the FFT processor. 
But to the knowledge of the authors, there is no new 
hardware architecture for windowing other than existing 
ROM based implementations which is having the 
constraints of speed and flexibility. To overcome these 
constraints we have proposed CORDIC based 
architectures [7, 8] for windowing to meet the 
specifications of recently developed FFT architecture in 
terms of high throughput and flexibility for real time 
applications. In this work, we have enhanced the 
throughput of the proposed architecture for Blackman 
windowing [7] using a fast adder known as Han-Carlson 
(HC) adder [9]. This work at the beginning presents 
expression for Blackman windowing functions, and then, 
mapping that expression to the architecture for 
parallelism and pipelining hardware implementation [10, 
11]. Here CORDIC units in different modes such as 
circular and linear mode, are used primarily as basic 
block for trigonometric and linear multiplication 
functions. The critical path for this architecture is simply 
the adder/subtractor module in the pipelined CORDIC 
unit, so we have used a fast adder known as Han-Carlson 
adder to make it suitable for real time applications that 
require very high throughput rate.  
      Rest of this paper is organized as follows. Section II 
describes Blackman windowing function and CORDIC 
algorithm with its architectures. Our proposed Blackman 
windowing architecture is discussed in Section III with 
highlighting the Han-Carlson adder and its 
implementation subsequently. Section IV presents the 
synthesis results and discussions, and  finally Section V 
concludes the paper. 
 
 
II. BACKGROUND 
 
A.   Blackman Windowing  
 
     During spectral analysis, the input signals are to be 
truncated to fit a finite observation window according to 
the length of FFT processor. This direct truncation using 
conventional windowing, known as rectangular window 
function leads to undesirable effects known as spectral 
leakage and picket fence effect in frequency domain. To 
minimize these effects during spectral analysis, 
researchers have proposed different kinds of windowing 
functions [1] such as Hanning, Hamming and Blackman 
windowing functions. These windowing functions are 
widely adopted because of their good spectral 
characteristics like central peak width, 6-dB point, 
highest side lobe and rate of side lobe fall off and 
equivalent noise bandwidth (ENBW). Among these, 
Blackman windowing leads to better side lobe 
attenuation. It is needless to present all these 
characteristics in detail here, however readers may refer 
to [1] for the same. Here only Blackman windowing has 
been discussed for implementation. Though ROM based  
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Fig.1. Spectral analysis system           
 
implementation is already existing, which restricts 
flexible implementation and also restricts fitting with the 
advanced FFT processors in terms of variable length and 
speed. Basic idea of this work is to propose a flexible and 
fast architecture for Blackman windowing function to fit 
with the advanced FFT processor. Before presenting the 
proposed architecture in the next section, Blackman 
windowing function has been highlighted here briefly. A 
typical block diagram for real time FFT based spectral 
analysis system is shown in Fig.1, where input samples 
are preprocessed with real time Blackman windowing 
function before FFT as follows  
 
so(r)= wb(n) · si(N-1+ r ─ n)     (1) 
 
Here r indicates present time variable. n is discrete time 
index ranges from 0 to N-1, where N is the windowing or 
observation length. si and so are input and output signals 
for windowing function, where as wb(n) is the Blackman 
windowing function defined as follows. 
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where b0 =0.43, b1 =0.5 and b2 =0.08 and n varies from 
2
N −  to   2
N , here N is the window(observation) length.  
 
    The Blackman window, with the above approximation 
coefficients, provide attenuation of at least 60dB of side 
lobes[1] with only a modest increase in computation over 
that required by the Hanning and Hamming window due 
to another cosine term as in equation (2). This windowing 
function demands the attention for designing hardware 
efficient, flexible window length setting and high 
throughput VLSI architecture using CORDIC whose 
implementation is quite economic in terms of hardware. 
Now from equation (2), we shall have a parallel and 
pipelined architecture for aforesaid windowing function, 
where the selection of window length (N) is user defined 
as per requirement for the application. Since the equation 
(2) needs trigonometric computation, so the 
implementation using CORDIC algorithm is better choice 
in terms of computation and to change the value of  N 
dynamically. But look up table or ROM method fails to 
achieve the same. In case of fixed N also, though existing 
implementation is based on look up table, it consumes 
more time to access the ROM and to compute 
multiplication and addition. Whereas CORDIC based 
proposed architecture gives same result with high 
throughput and lesser hardware compared to ROM based 
computation. Here multiplication and trigonometric 
computations are realized using linear and circular 
CORDIC algorithm respectively.  
wb
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B. CORDIC algorithm and its pipelined  Architecture 
 
    The CORDIC algorithm was first developed by Volder 
[12] and further modified for computing different 
elementary functions [13]. The CORDIC algorithm is an 
iterative method to compute rotation of two dimensional 
vectors and to evaluate the magnitude and angle of 
rotated vector. The generalized rotational equation for 
vectors is given as follows, 
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where (x0, y0) and (xm, ym ) are input and output vectors 
respectively for rotation angle θ as input. The angle (θ) is 
now decomposed to elementary angles.  
 
00 11 22 1 1 ... ... ii m m θ σβ σβ σβ σβ σ β −− = +++ ++ +        (4) 
 
Here arctan2
i
i β
− =  and σi  Є{−1,1}, where i  varies 
from 0 to m−1 and m is an integer equal to bit precision. 
Expanding equation (3) using equation (4) and 
introducing new parameter(η) for different rotation, leads 
to the following equation: 
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where η is either 1 or 0 based on type of rotation i.e. 
circular or linear, and 
1
0
cos
m
i
i
k β
−
=
= ∑  will lead to scale 
factor, here ignoring the scale factor k  in equation (5) 
which is an amplification factor in spectral domain. Now 
the equation (5) computes each matrix i.e. each rotation 
stage (i) with respect to the residue angle given here. 
 
1 ii i zz i σ β + = −                                (6) 
 
    The initial residue angle is equal to input angle., i.e. z0 
= θ. Putting η = 1 or 0 in equation(5) leads to circular or 
linear CORDIC [14] respectively. Where 
arctan2
i
i β
− =  and  2
i
i β
− =  are defined for circular 
and linear CORDIC respectively. The sign of σi for 
rotation of vectors depends on the sign of the residual 
angle zi. Equations (5) and (6) are suitable for pipelined 
implementation of CORDIC using adders and registers 
with hard wired shifters as shown in Fig.2. Each stage of 
pipelined CORDIC for circular and linear CORDIC have  
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Fig.2. Pipelined CORDIC architecture   
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Fig.3. CORDIC architecture (a) circular (b) linear      
 
been derived using equations (5) and (6) with putting the 
appropriate value of βi's and η’s. In case of  η=1, the scale 
factor(k) leads to 1.647325 for 16bit precision in circular 
CORDIC. In case of linear mode, i.e for η =0 the scale 
factor is equal to unity, i.e. no scaling compensation is 
required in linear CORDIC. Thus the scale factor 
compensation is required only in circular CORDIC stage. 
But this overhead is not required in spectral analysis 
where the spectral components leads to amplified values 
equal to this scaled value.  
 
 
III. PROPOSED ARCHITECTURE     
 
      Since  the  implementation  of  Blackman  windowing 
function as presented in Section II needs trigonometric 
computations and multiplications with constant 
coefficients  b0,  b1 and b2. So we adopted a CORDIC 
based parallel and pipelined version [10, 11] for cosine 
and multiplication functions using circular and linear 
CORDIC described in last section. The proposed 
architecture is shown in Fig.4 for VLSI implementation 
of Blackman windowing function. Major blocks of 
proposed architecture are described subsequently. Two  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig.4. Proposed Blackman windowing architecture 
 
linear CORDIC blocks are used for multiplying input 
samples with constant coefficients (b0 and b2), however 
the multiplication of constant coefficient (b1=0.5) with 
input samples is done with only hard shifter (1-bit right) 
and passes through FIFO_1 for synchronization with 
other parallel paths and similarly FIFO_2 is also used for 
synchronization. Circular CORDIC has been used to 
compute cosine functions given in equation (2) and 
multiplication of intermediate values (i.e.  values from 
lower linear CORDIC and FIFO_1 as shown in Fig.4). 
CORDIC blocks used in our proposed architecture are 
purely pipelined, where add/sub circuit is the critical 
path. Here length of FIFOs is equal to the number of 
stages of pipelined CORDIC minus one, e.g, for 16-bit 
precision CORDIC, the number of stages are sixteen and 
thus FIFO length to be fifteen.   
 
A. Angle Generator Architecture   
 
        Now the angle generator block shown in Fig.4, 
generates arguments to cosine functions (i.e. angles 
2
1
n
N
π θ =  and  
4
2
n
N
π θ = ) in equation (2). The sequences 
of angles θ1  and  θ2  can be represented by following 
general expression (7) in discrete form.  
 
                
i.e.                
2
1 nn N
π θ θ + = +            (7) 
 
 
with θ0 = 0 and n = 0, 1, 2, . . . , N−1. This equation is 
mapped to an architecture which is shown in Fig.5. This 
architecture generates all the discrete angles  ranging 
from 0 to 2π. Here AND gate blocks are used to reset the 
angle to zero after generating all discrete angles in a 
window. Consider window (observation) length is N=2
b 
where b is an integer. The encoder, a combinatorial logic 
shown in Fig.5, is functionally used to convert N to b, and 
this b is used in log shift module, which is a logarithmic 
shifter designed using multiplexers for division of N and 
HS is a hard shifter for one bit left shift to get θ2 from θ1. 
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Fig.5. Angle generator architecture     
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b-1
 
1
st   0  0  x  x  ----  x 
2
nd   0  1  x  x  ----  x 
3
rd   1  0  x  x  ----  x 
4
th   1  1  x  x  ----  x 
 
Fig.6. Angle representation in four quadrants 
 
      Since  Blackman  windowing  function  takes  angle 
ranging from 0 to 2π as arguments to cosine function in 
equation(2), where the constraint in CORDIC algorithm 
is that it can only compute for angles 22 ,
π π − ⎡ ⎣⎤ ⎦ , i.e. only 
1
st and 4
th quadrant angles. Here the normalized angle 
format as shown in Fig.6, has been used to extend the 
range 22 ,
π π − ⎡ ⎣⎤ ⎦  to [0,  2π]. This technique is having 
advantage that quadrant transformation can be achieved 
with few combinatorial logic considering two most 
significant bits (MSB) in this angle representation. Here 
the logic value of “x” presents either “1” or “0” according 
to value of the angle. Two MSBs “00”, “01”, “10” and 
“11” of input angle indicate the 1st, 2nd, 3rd and 4th 
quadrants respectively, where residue angle z  lies. 
XORing two most significant bits flags the quadrant 
transformation and, angles in 2
nd  and 3
rd  quadrant are 
transformed to 4th and 1
st quadrant respectively by 
replacing first bit(MSB) with second bit (next to MSB). 
i.e. 01→11 and 10→00 where CORDIC can compute the 
vectors within its range. Finally output vectors are 
transformed back to their original quadrant by assigning 
proper sign to the vectors.  
 
B. Han-Carlson Adder Structure 
 
        By this time, readers appreciate that pipelined 
CORDIC modules are main circuits in our proposed 
architecture, where adder/subtractor circuit lead to critical 
delay. So we have used a fast adder called Han-Carlson 
 
   a b i i  
 
 
 
 
 
 
  
 
 
 
Fig.7. HC Adder/Subtractor           
 
adder [9] for adder/subtractor as shown in Fig.7, to get 
reduced  critical delay compared to conventional adders 
like RCA, CSA[15,16]. Hence it gives the high 
throughput result compared to [7] where RCA(ripple 
carry adder) has been implemented. The HC 
adder/subtractor for 16-bit, has been presented here for 
the sake of clarity. 
 
        The generalized adder expressions [15] for sum and 
carry are given here as in equations (8) and (9) 
 
sumi =ai ^ bi ^couti-1     (8) 
 
couti = ai.bi | couti-1.(ai ^ bi)      (9) 
     
where i = 0 to m ─ 1; m is bit precision of inputs to adder. 
To make the adder faster, many architectures such as 
carry select adder and look ahead carry adder [15] are 
presented. Although all of these cases ripple propagation 
time decreases compared to conventional ripple carry 
adder, but hardware increases almost linearly with 
increasing bit sizes. But for higher bit sizes the delay in  
pre-fix adders is much less than the other existing fast 
adders and hardware is also much less than aforesaid 
adders. Among these aforesaid three fast prefix adders, 
HC adder structure is optimized in area, timing and 
routing complexity. So rest of this section describes the 
HC adder/subtractor as shown in Fig.7. 
  
    The HC adder as shown in Fig.8, computes in three 
steps i.e. Pre-computation, pre-fix tree network and post 
computation step. Now the pre-computation step 
represented with white dots in pre-fix network shown in 
Fig.9(a), computes   two variables gi and   pi  known as 
carry generate and propagate respectively. These 
variables are defined as gi =  ai.bi  and pi =  ai.^ bi . 
 
Hence carry out in equation (9) can be rewritten as  
couti = gi |  pi .couti-1  
for example, carry outputs are expressed as  
cout0 = g0 | p0 .cin  
cout1 = g1 | p1.cout0
          =  g1 | p1.(g0 | p0.cin) 
          =  (g1 | p1 .g0)  | (p1. p0).cin
          = G1 | P1.cin
Where G1= g1 | p1 .g0 and P1= p1. p0  
 
HC Adder 
xor  sign
sumi
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Fig.8. Parallel Prefix adder  (Han-Carlson Adder)  
 
 
   (a) 
 
 
 
 
 
 
 
 
 
   (b) 
 
Fig.9. (a) Han-Carlson prefix adder network 
                      (b) Black dot computation   
 
      Now prefix-network shown in Fig.9(a), is computed 
using gi and pi as input to it and computes Gi,s and Pi,s at 
each stage(s)  using black  dots (z), where black dots are 
computed using the Fig.9(b). 
 
    The black dot operators in prefix-network is defined as 
 
 (G,P) = (G”,P”)z(G’,P’) = (Gi | Pi. Gi-1,  Pi. Pi-1)           (8) 
 
Post-computation stage computes final carry and sum 
from prefix-network given here. 
couti=Gi,5 | Pi,5.cin  
sumi= ai^bi^couti-1
Here Gi,5 and Pi,5 are last stage (in this case 5
th stage) 
output of prefix network. 
 
      
The advantage of this HC adder circuit is that the delay 
depends the number of stages in prefix tree, which is 
equal to log(m) +2, where m is bit precision. 
 
Prefix-network 
Post-computation 
Pre-computation 
Inputs 
outputs 
       
      This proposed architecture is having advantages for 
both fixed and variable window length. In case of fixed 
windowing, this architecture is better than the ROM 
based implementation for higher order windowing 
(observation) length in terms of hardware. ROM based 
implementation needs ROM as well as multiplier block, 
where multiplier leads to critical delay. But 
adder/subtractor block is the critical path in this proposed 
implementation which leads to higher frequency of 
operation compared to ROM based implementation. This 
architecture is an obvious choice for variable length FFT 
processor, where the length of windowing can be varied 
either on line or by user according to the specific 
applications. 
 
IV. RESULTS AND DISCUSSION   
  
      The proposed  architecture for 16 bit word size has 
been coded using verilogHDL at structural level and 
simulated using verilog-XL, and finally synthesized to 
gate level netlist using commercially available 0.18µm 
CMOS technology by Synopsys design compiler. It has 
been found that it can operate at a maximum frequency of 
400 MHz. The synthesized result shows that, the chip 
occupies a core area of 21 mm
2  (approx.). Thus the 
implementation of this architecture using HC adder 
enhances the result [7] in terms of throughput.  i.e. the 
throughput of this implementation is 400 Msamples/s. 
The comparison of synthesized results with [7] is shown 
in Table.I. The clock latency of this architecture is equal 
to 33 however it can be reduced to nearly half using 
alternative CORDIC architectures [17,18] with extra 
silicon cost.  
(G’, P’)  (G”, P”) 
(G, P) 
G= G” | G’P” 
P = P”P’ 
 
        The parametric comparison of this CORDIC based 
architecture for Blackman windowing with conventional 
ROM based implementation is shown in Table-II. Where 
tacc, tmul and tadd are ROM access time, multiplier and 
adder timing respectively. The windowing coefficients 
with 16-bit precision are generated for window length of 
512 using our proposed architecture, and compared with 
the coefficients using MATLAB functions. It is found 
that the maximum absolute error for 16-bit precision and 
windowing length of 512, is approximately equal to 
0.000085. 
 
Table I. 
Synthesis result comparision 
 
Parameters 
 
With RCA[7]  With HCA 
[this work] 
Throughput(Msamples/s) 125  400 
Area (mm
2) 9  21 
Latency (clocks)  33  33 
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Parametric comparison 
 
 ROM  based[1]  CORDIC  based 
[Proposed] 
Window Size  fixed  flexible 
Critical delay  tacc+tmul+tadd tadd
 
 
 
V. CONCLUSION 
 
      This proposed architecture is a parallel and  pipelined 
structure for Blackman windowing, providing a high 
throughput, area efficient and having flexibility on 
changing windowing (observation) length for user 
specific applications, as well modifying the register N 
online with either software protocol or hardware control 
signal. This architecture can be embedded with advanced 
FFT processor architectures for real time spectral 
analysis. This architecture can b e  u s e d  i n  r e a l  t i m e  
filtering applications, where Blackman windowing filter 
is required. The technology independent netlist of this 
proposed architecture can be implemented in advanced 
FPGA chips. 
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